Skip to main content
SHARE
Publication

Evaluating the Performance of Integer Sum Reduction in SYCL on GPUs...

by Zheming Jin, Jeffrey S Vetter
Publication Type
Conference Paper
Book Title
International Conference on Parallel Processing (ICPP) 2021
Publication Date
Page Numbers
1 to 8
Conference Name
ICPP: International Conference on Parallel Processing Workshop
Conference Location
Chicago, Illinois, United States of America
Conference Sponsor
IEEE
Conference Date
-

SYCL is a promising programming model for heterogeneous computing—allowing a single-source code to target devices from multiple vendors. One significant task performed on these accelerators is a primitive operation for integer sum reduction. This paper presents several SYCL implementations of integer sum reduction—using atomic functions, shared local memory, vectorized memory accesses and parameterized workload sizes—to compare the performance and maturity of SYCL against open-source vendor-specific implementations of the same reduction. For a sufficiently large number of integers, tuning the parameters of our SYCL implementations achieves 1.4X speedup over the open-source implementations on an Intel UHD630 integrated GPU. The SYCL reduction is 3% faster than the templated reduction in Thrust, and 0.3% faster than the device reduction in CUB on an Nvidia P100 GPU. The SYCL reduction is 1.9% faster than the templated reduction in Thrust, and 0.4% faster than the device reduction in CUB on an Nvidia V100 GPU.